

**Features**



# **3A, 23V, High-Efficiency Synchronous-Rectified Buck Converter**

### **General Description**

The uP1735 is a high-efficiency synchronous-rectified buck converter with internal power switch. With internal low  $R_{DS(ON)}$  switches, the high-efficiency buck converter is capable of delivering 3A output current over a wide input voltage range from 4.5V to 23V. The output voltage is adjustable from 0.8V to 20V by a voltage divider. Other features for the buck converter include adjust soft-start, chip enable, over-voltage, under-voltage, overtemperature and over-current protections. It is available in a space saving PSOP-8L package.

### **Applications**

- **Battery-Powered Portable Devices**
	- **MP3 Players**
	- **Digital Still Cameras**
	- **Wireless and DSL Modems**
	- **Personal Information Appliances**
- **802.11 WLAN Power Supplies**
- **FPGA/ASIC Power Supplies**
- **Laptop, Palmtops, Notebook Computers**
- **Portable Information Appliances**
- **4.5V to 23V Input Voltage Range**
- **3A Output Current**
- **Accurate Reference: 0.8V (+/- 1.5%)**
- **Up to 93% Conversion Efficiency**
- **□** Integrated Low R<sub>DS(ON)</sub> Upper and Lower **MOSFET Switches: 100m**Ω
- **Current Mode PWM Operation**
- **Constant Fixed-Frequency Operation:** 
	- **340kHz**
	- **650kHz**
	- **1.2MHz**
- **Programmable Soft-Start**
- **Integrated Boot Diode**
- **Frequency Decay Mode During UVP**
- **Over Voltage and Under Voltage Protection**
- **Over Current and Over Temperature Protection**
- **PSOP-8L Package**
- **RoHS Compliant and Halogen Free**

### **Pin Configuration**





 $\Omega$  Others: Please check the sample/production availability with uPI representatives.

#### Note:

uPI products are compatible with the current IPC/JEDEC J-STD-020 requirement. They are halogen-free, RoHS compliant and 100% matte tin (Sn) plating that are suitable for use in SnPb or Pb-free soldering processes.





# **Typical Application Circuit**





BOM List for EN Pin Application





# **Functional Pin Description**



# Functional Block Diagram





**Functional Description**

The uP1735 is a high efficiency synchronous-rectified buck converter with internal power switches. With internal low  $R_{DS(ON)}$  switches, it is capable of delivering 3A output current over a wide input voltage range from 4.5V to 23V. The output voltage is adjustable from 0.8V to 20V by a voltage divider. Other features include Programmable soft-start, chip enable, overvoltage, under-voltage, over-temperature and over-current protections.

### **Input Supply Voltage**

VIN supplies current to internal control circuits and output voltages. The supply voltage range is from 4.5V to 23V. A power on reset (POR) continuously monitors the input supply voltage. The POR level is typically 4.0V at VIN rising. The buck converter draws pulsed current with sharp edges each time the upper switch turns on, resulting in voltage ripples and spikes at supply input. A minimum 10uFx2 ceramic capacitor with shortest PCB trace is highly recommended for bypassing the supply input.

### **Enable Control with Operation Mode Setting**

Pulling EN pin lower than 1.2V shuts down the buck converter and reduces its quiescent current lower than 1uA. In the shutdown mode, both upper and lower witches are turned off.

As shown in Table 1, to set the buck converter in the full power mode by pulling EN pin between 2.4V and 3.3V. Pulling EN pin higher than 3.8V to set the buck converter in the power saving mode.



#### Table 1. Mode Table Selection

#### **Soft Start**

The uP1735 features programmable soft start function to limit the inrush current from supply input by a soft start capacitor  $C_{ss}$  connected to SS pin as shown in Figure 1. The  $C_{ss}$  is charged to VIN by a 6uA current source when EN pin is taken high. The  $V_{\text{SSE}}$  voltage is clamped to VSS with a threshold voltage of NMOSFET.

The error amplifier is a tri-input device.  $V_{SSE}$  or  $V_{REF}$ whichever is smaller dominates the non-inverting inputs of the error amplifier. The  $V_{\text{SSE}}$  voltage starts ramping up when  $V_{ss}$  is higher than about 0.7V. The  $V_{FB}$  voltage will follow the  $\mathsf{V}_{_{\text{SSE}}}$  and ramp up linearly. When  $\mathsf{V}_{_{\text{SSE}}}$  is higher than  $\mathsf{V}_{\mathsf{REF}}$ , the uP1735 asserts soft start end and the  $\mathsf{V}_{\mathsf{FB}}$ voltage is regulated to  $V_{REF}$ . Soft start end also initiates the output under voltage protection



Figure 1. uP1735 Soft Start

#### **Main Control Loop**

The uP1735 adopts slope-compensated, current mode PWM control. During normal operation, the uP1735 operates at PWM mode to regulate output voltage by transferring the power to the output voltage cycle by cycle at a constant frequency. The uP1735 turns on the upper switch at each rising edge of the internal oscillator allowing the inductor current to ramp up linearly. The switch remains on until either the current limit is tripped or the PWM comparator turns off the switch for regulating output voltage. **loss are the main of the buck confidential solitics are also allows and the buck confidential solitics are main to the buck of the main of the buck of the buck of the buck o** 

The lower switch turns on with optimal dead time and picks up the inductor current after the upper switch turns off allowing the inductor current to ramp down linearly. The switch remains on until the next rising edge of oscillator turns on the upper switch. The uP1735 regulates the output voltage by controlling the ramp up/down duty cycle of inductor current. The high frequency switching ripple is easily smoothed by the output filter.

The upper switch current is sensed, slope compensated and compared with the error amplifier output COMP to determine the adequate duty cycle. The feedback voltage VFB is sensed through a resistive voltage divider and regulated to internal 0.8V reference voltage. The error amplifier amplifies and compensates voltage variation to get appropriate COMP pin voltage.

When the load current increases, it causes a slight decrease in the feedback voltage relative to the 0.8V reference, which in turn, causes the error amplifier output voltage to increase until the average inductor current matches the new load current.

The uP1735 also adopts power saving technology for improving efficiency at light load. When output load is lower than an internal power saving threshold, the uP1735 automatically enters power saving mode which adaptively controls the witching behavior to reduce switching converter.





### **Functional Description**

#### **Output Voltage Setting and Feedback Network**

For the adjustable output version, the output voltage can be set from VREF to VIN by a voltage divider as:

$$
V_{OUT} = \frac{0.8 \times (R1 + R2)}{R2}
$$

The internal VREF is 0.8V with 1.5% accuracy. In real applications, a 22pF feed-forward ceramic capacitor is recommended in parallel with R1 for better transient response.

#### **Current Limit Function**

The uP1735 continuously monitors the inductor current for current limit by sensing the voltage drop across the upper switch when it turns on. When the inductor current is higher than current limit threshold (5A typical), the current limit function activates and forces the upper switch turning off to limit inductor current cycle by cycle. If the load continuously demands more current than the uP1735 could provide, the output voltage will be out of regulation and drop according to load. Eventually under voltage protection will be triggered when  $V_{FB}$  < 0.3V (typical).

When the output is shorted to ground, the current limit function activates immediately, and VOUT will be pulled down very fast. Eventually the under voltage protection will be triggered, and the IC will shut down to protect external components. The IC will restart after the UVP retry delay, and the above behavior may repeat if the output short condition is not released. This is the so-called Short Circuit Protection (SCP).

#### **Under Voltage Protection**

The uP1735 continuously monitors FB voltage for under voltage protection. When  $V_{FB}$  < 0.3V (typical), the uP1735 triggers under voltage protection and enters frequency decay mode which the switching frequency of the uP1735 will decrease linearly according to the FB voltage drop. Eventually when  $V_{FB} = 0V$ , the switching frequency of the uP1735P/Q/R will be clamped at 110/160/200kHz. After triggering UVP, the SS voltage is also discharged to 0V. After  $V_{ss} = 0V$ , the uP1735 will try to re-soft-start to establish the output voltage once again. In the end of resoft-start ( $V_{\text{ss}}$  = 1.2V), if the UVP condition is still not relieved, the uP1735 will turn-off all high-side and lowside MOSFETs and re-try to soft start every 8ms. **State of the continuously where the continuously and the confidence of the confidence of the continuously monitors EB voiding procedure as:** witing procedure as: witing procedure as the confidence of the confidential of t



#### **Over Voltage Protection**

The uP1735 continuously monitors FB voltage for over voltage protection. When  $V_{FB} > 1.1V$  (typical), the uP1735 triggers over voltage protection. At any time if the OVP condition is relieved, the uP1735 will regulate at the original voltage setting.

#### **Over Temperature Protection**

The OTP is triggered and shuts down the uP1735 if the junction temperature is higher than  $160^{\circ}$ C. The OTP is a non-latch type protection. The uP1735 automatically initiates another soft start cycle if the junction temperature



# **uP1735**

# **Absolute Maximum Rating**





## **Electrical Characteristics**





## **Electrical Characteristics**



- Note 1. Stresses listed as the above Absolute Maximum Ratings may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.
- Note 2. Devices are ESD sensitive. Handling precaution recommended.
- Note 3.  $\theta_{JA}$  is measured in the natural convection at T<sub>A</sub> = 25°C on a low effective thermal conductivity test board of JEDEC 51-5 thermal measurement standard.
- Note 4. The "case temperature" location for measuring  $\theta_{\text{inc}}$  is on the top of the package.
- Note 5. The device is not guaranteed to function outside its operating conditions.



 $\mathbf{1}$ 

 $2 -$ 

 $4-$ 

 $3 - 5$ 







# **Typical Operation Characteristics**



V<sub>IN</sub>(5V/Div)

**Power ON**

ILX (2A/Div)

 $2 I_{LX}$  (500mA/Div) LX (10V/Div)  $3-$ 4ms/Div  $V_{IN}$  = 12V,  $V_{OUT}$  = 3.3V,  $I_{OUT}$  = 10mA











# **Typical Operation Characteristics**





#### **Output Inductor Selection**

Output inductor selection is usually based the considerations of inductance, rated current value, size requirements and DC resistance (DCR).

The inductance is chosen based on the desired ripple current. Large value inductors result in lower ripple currents and small value inductors result in higher ripple currents. Higher  $V_{IN}$  or  $V_{OUT}$  also increases the ripple current as shown in the equation below. A reasonable starting point for setting ripple current is ∆IL = 900mA (30% of 3000mA). For most applications, the value of the inductor will fall in the range of 1uH to 10uH.

$$
\Delta I L = \frac{1}{(f_{\text{OSC}} \times L_{\text{OUT}})} \times V_{\text{OUT}} \times \left(1 - \frac{V_{\text{OUT}}}{V_{\text{IN}}}\right)
$$

Maximum current ratings of the inductor are generally specified in two methods: permissible DC current and saturation current. Permissible DC current is the allowable DC current that causes  $40^{\circ}$ C temperature raise. The saturation current is the allowable current that causes 10% inductance loss. Make sure that the inductor will not saturate over the operation conditions including temperature range, input voltage range, and maximum output current. If possible, choose an inductor with rated current higher than 4.3A so that it will not saturate even under current limit condition.

The size requirements refer to the area and height requirement for a particular design. For better efficiency, choose a low DC resistance inductor. DCR is usually inversely proportional to size.

Different core materials and shapes will change the size, current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends on the price vs. size requirements and any radiated field/EMI requirements.

#### **Input Capacitor Selection**

The buck converter draws pulsed current with sharp edges from the input capacitor resulting in ripple and noise at the input supply voltage. A minimum 10uFx2 X5R or X7R ceramic capacitor is highly recommended to filter the pulsed current. The input capacitor should be placed as near the device as possible to avoid the stray inductance along the connection trace. Y5V dielectrics, aside from losing most of their capacitance over temperature, they also become resistive at high frequencies. This reduces their ability to filter out high frequency noise.

The capacitor with low ESR (equivalent series resistance) provides the small drop voltage to stabilize the input voltage during the transient loading. For input capacitor selection, the ceramic capacitor larger than 10uFx2 is

recommend. The capacitor must conform to the RMS current requirement. The maximum RMS ripple current is calculated as:

**Application Information**

$$
\Delta V_{\text{OUT}} = \Delta I_{\text{C}} \times \left( \text{ESR} + \frac{1}{8 \times f_{\text{OSC}} \times C_{\text{OUT}}} \right)
$$

This formula has a maximum at  $V_{IN} = 2xV_{OUT}$ , where  $I_{_{IN}}$ (RMS) =  $I_{_{OUT}}$ (MAX)/2. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Always consult the manufacturer if there is any question.

#### **Using Ceramic Capacitors**

Higher value, lower cost ceramic capacitors are now available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used to achieve very low output ripple and small circuit size.

However, care must be taken when these capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input,  $V_{\text{in}}$ . At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at  $V_{\text{IN}}$ , large enough to damage the part. When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size. **Problem.** reader the transformation is usually based the counter incorrection in the space of the maximum RNS in the signal continue that is not the maximum RNS in the based on the desired ripple. All of the signal contin

#### **Checking Transient Response**

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs,  $V_{\text{OUT}}$  immediately shifts by an amount equal to  $(DI<sub>OUT</sub>$  x ESR), where ESR is the effective series resistance of  $C_{\text{OUT}}$ . DI $_{\text{OUT}}$  also begins to discharge or charge  $C_{\text{out}}$ , which generates a feedback error signal. The regulator loop then acts to return  $V_{\text{OUT}}$  to its steady state value. During this recovery time  $V_{\text{OUT}}$  can be monitored for overshoot or ringing that would indicate a stability





#### **PCB Layout Considerations**

High switching frequencies and relatively large peak currents make the PCB layout a very important part of switching mode power supply design. Good design minimizes excessive EMI on the feedback paths and voltage gradients in the ground plane, both of which can result in instability or regulation errors. Follow the PCB layout guidelines for optimal performance of uP1735.

- 1 For the main current paths, keep their traces short, direct and wide.
- 2 Put the input/output capacitors as close as possible to the device pins.
- 3 LX node is with high frequency voltage swing and should be kept small area. Keep analog components away from LX node to prevent stray capacitive noise pick-up.
- 4 Connect feedback network behind the output capacitors. Place the feedback components near the uP1735 and keep the loop area small. .
- 5 A ground plane is preferred, but if not available, keep the signal and power grounds separated with small signal components returning to the GND pin at one point. They should not share the high current path of  $C_{IN}$  or  $C_{OUT}$ .
- 6 Flood all unused areas on all layers with copper. Flooding with copper will reduce the temperature rise of power components. These copper areas should be connected to  $V_{\text{IN}}$  or GND.
- 7 An example of 2-layer PCB layout is shown in Figure 1 for reference.



### **Application Information**



### **Package Information**



Note

- 1.Package Outline Unit Description:
	- BSC: Basic. Represents theoretical exact dimension or dimension target
	- MIN: Minimum dimension specified.
	- MAX: Maximum dimension specified.
	- REF: Reference. Represents dimension for reference use only. This value is not a device specification.
	- TYP. Typical. Provided as a general value. This value is not a device specification.
- 2.Dimensions in Millimeters.
- 3.Drawing not to scale.
- 4.These dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm.



### **Important Notice**

uPI and its subsidiaries reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

uPI products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgment. However, no responsibility is assumed by uPI or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of uPI or its subsidiaries. COPYRIGHT (C) 2011, UPI SEMICONDUCTOR CORP. **Important Notice**<br>
Taiwan and the decoration was considered to monumental imponential and other things and the change of<br>
the straights to the straight of production of the straight of the straight of the straight of the

### **uPI Semiconductor Corp.**

**Headquarter** 9F.,No.5, Taiyuan 1st St. Zhubei City, Hsinchu Taiwan, R.O.C. TEL : 886.3.560.1666 FAX : 886.3.560.1888

Sales Branch Office 12F-5, No. 408, Ruiguang Rd. Neihu District, TEL : 886.2.8751.2062 FAX : 886.2.8751.5064